

Low Power Algorithm Implementation And Verification Using C++


Dan Gardner

Design Creation and Synthesis Division


Mentor Graphics

**Mentor
Graphics®**

Improved Power and Cost Through Improved System Architecture




Traditional Flow vs. Catapult Flow




- Avoid bugs
- Lower costs
- More flexible


Numerical Refinement & Closed Loop Verification





- Verification/Validation depends on application and granularity of algorithm
 - Bit Error Rate
 - Mean Square Error
 - No overflows requirement
- Floating-point may be optional step
 - Code fixed-point from the start
- Simulation speed essential for validation/verification
- Use exact bit-widths required to meet specification and save power/area



Micro-Architecture Optimization



```
void MAC(int8 taps[4], int8 coefs[4], int10 *out)
{
    int18 accum = 0;
    for (int i=0; i<4; i++)
        accum += taps[i] * coefs[i];
    *out = accum >> 8;
}
```




Target Optimized RTL Code Generation

```
int multaddadd (short A[4], short B1[4])  
{  
    return (A[0]*B[0]) + (A[1]*B[1]) + \  
           (A[2]*B[2]) + (A[3]*B[3]);  
}
```

Architecture-neutral
description

Architectural
Constraints 1


200MHz
Slow speed grade



RTL 1

Architectural
Constraints 2

100MHz
Fast speed grade



RTL 2

Frequency is a parameter

Multi-clock Design

- **Blocks with lower data rates run with slower clock**
 - Reduction in switching power
 - Reduction in static power by decreasing block area

Technology Constraints

Technology Constraints dialog for clock *clk1*. The dialog shows a tree view on the left with *fir_cascade.c* selected. The main area shows a timing diagram for *Clock: clk1* with a period of 10 ns and a high time of 5 ns. Parameters include Frequency: 100.00 MHz, Period: 10.000000 ns, High Time: 5.000000 ns, Offset: 0.000000 ns, and Edge: rising.

Architectural Constraints

Architectural Constraints dialog for process *fir_filter1_proc*. The dialog shows a tree view on the left with *fir_filter1_proc* selected. The main area shows a timing diagram for *Process: fir_filter1_proc* with a period of 10 ns and a high time of 5 ns. Parameters include Speculative Execution: checked, Safe Fsm: unchecked, Percent Sharing Allocation: 20.000000%, Max Cycles: 0, Component Grade: fast, Design Goal: area, and Select Process Clock: *clk1*.

Multiple clocks specified with unique parameters

Clk1 = 200 MHz



Clk2 = 100 MHz




Clk3 = 25 MHz




Each hierarchical block can be assigned to any clock domain

Closed-loop Power Analysis and Optimization

- Power consumption data annotated into Catapult using leading power analysis tools
- Micro-architecture optimizations used to balance power/area/performance
- Average 30% power savings using this flow



ESL Flow



Additional Information

**Mentor
Graphics®**

Special Challenges with Mil/Aero DSP

“High Cost of Failure”

- **Design reuse**
 - Very long product life cycles
 - Legacy design difficult to retarget
 - Switching between FPGA vendors is very expensive
- **Design quality**
 - Achieving optimal numerical precision is difficult
 - Finding optimal hardware architecture is time consuming
 - Designs are typically overbuilt to guardband design goals
- **Functional correctness**
 - Mandatory for mission critical hardware
 - Up to 60% of design errors come from disconnect between functional spec and RTL implementation
 - RTL is too slow for system verification
- **Time to Market**
 - Tight milestones in government projects
 - Late changing requirements



Value of Algorithmic Synthesis

Functional

Function and
Operate Well



Cost

Avoid Bugs

Optimized

Optimized
Resources
Lower Power



Margin

Reduce Cost

Flexible

Quickly Deliver
Derivative Designs




Market

First to Market


Optimized Design Architecture

- **RTL confines your implementation to few solutions in close proximity**
- **Structural languages offer limited trade-off's**
 - Architectural details embedded in the source
- **Restricted ANSI C**
 - Limits reuse
 - Complicates coding style
 - Prevents bit-accurate modeling & numerical refinement
- **Pure ANSI C++ allows exhaustive exploration of design space**
 - Extremely compact
 - Object oriented hardware reuse
 - Optimization through interactive constraints
 - Optimize serial vs. parallel
 - Optimize sequential vs. pipelined



Interface Optimization With Interface Synthesis

```
void func ( int  A[5][16],  
           char B[16],  
           bool mode  ) {  
    ...  
}
```




- **C++ source and testbench independent of HW interface**
- **Designers focus on architecture and function**
- **Micro-architecture tuned to the interface**
 - Memories
 - Busses
 - Streaming data
- **Adjust bit-widths to balance performance and power**

Patent-pending


Memory Architecture in C++

- Power, performance and area for many algorithms are highly dependent on memory architecture
- C++ makes various memory architectures easy to explore
 - For example, something as simple as a FIR filter can take numerous “forms”


Shift register



Rotational shift




Circular Buffers




System Level Capabilities

Automatic Streaming Interfaces
Between Hierarchical Blocks



Optimized hardware creation using Catapult Synthesis
Starting from High Speed pure ANSI C++ Algorithmic Model

Catapult Verification Extension SCVerify



- SystemC Transactors
- Original C++ testbench reused to verify the RTL
- Transactors convert function calls to pin-level signal activity
- Push button solution creates Makefiles and Simulation Scripts

Catapult & Mathworks Partnership

- Provides link between Catapult and MATLAB/Simulink
 - System Simulation
 - Numerical refinement
 - HW verification
- Closes the gap between algorithm design and implementation
- Focus on high-end FPGA and ASIC

